lara.williams@sci-hw.example
FPGA Verification Engineer
Builds verification environments and timing-clean FPGA datapaths for signal-processing products.
📍 Cambridge, UK
Lara Williams built a production-oriented project around SystemVerilog, UVM, Timing closure.
ATS-optimized CV available
Download CV