Digital ElectronicsMiddleuncommon

DRAM Addressing: Row Address Strobe (RAS) and CAS

Updated 18 May 2026

Contents & prerequisites

Prerequisites

DRAM Refresh: tREF, tRFC, Distributed vs. Burst Refresh

Unlocks

SDRAM: Synchronous Operation, Burst Mode, Bank Architecture

Article in preparation

DRAM Addressing: Row Address Strobe (RAS) and CAS

Topics with articles in this branch All articles

Learning

PreviousDDR5: Inline ECC, Decision Feedback Equalization (DFE)NextDRAM Cell: 1T1C Structure, Capacitor Charge Retention

Evidence

Public projects engineers linked to DRAM Addressing: Row Address Strobe (RAS) and CAS.

Add evidence

No engineer has linked a project to this topic yet. Built something that proves it? Add the project and tag it with digital-electronics-dram-addressing-row-address-strobe-ras-and-cas — it then shows here and on your public profile.