Digital ElectronicsJuniorcommon

SR Latch: NAND and NOR Implementations, Forbidden State

Updated 18 May 2026

Article in preparation

Learning

PreviousRing Counter and Johnson (Twisted-Ring) Counter NextSetup Time (tsu), Hold Time (th), Clock-to-Q Delay (tckq)

Evidence

Public projects engineers linked to SR Latch: NAND and NOR Implementations, Forbidden State.

Add evidence

No engineer has linked a project to this topic yet. Built something that proves it? Add the project and tag it with digital-electronics-sr-latch-nand-and-nor-implementations-forbidden-st — it then shows here and on your public profile.