Embedded SystemsStaffelite

Cache Coherence in Multi-Core: MESI Protocol on ARM

Updated 18 May 2026

Contents & prerequisites

Prerequisites

Memory Barriers: DMB, DSB, ISB on ARM Architecture

Unlocks

RISC-V Architecture: ISA Base (RV32I) and Extensions (M, A, F, C)

Article in preparation

Cache Coherence in Multi-Core: MESI Protocol on ARM

Topics with articles in this branch All articles

Learning

PreviousCache Associativity: Direct-Mapped, 2-Way, 4-Way, Fully NextCache Prefetching: Hardware and Software Prefetch Instructions

Evidence

Public projects engineers linked to Cache Coherence in Multi-Core: MESI Protocol on ARM.

Add evidence

No engineer has linked a project to this topic yet. Built something that proves it? Add the project and tag it with embedded-systems-cache-coherence-in-multi-core-mesi-protocol-on-arm — it then shows here and on your public profile.