EmbeddedRoad
Get started
PCB & Hardware DesignJuniorcommon

PCIe Via Optimization: Back-Drill, Low-Stub Via Design

Updated 18 May 2026

Article in preparation

PCIe Via Optimization: Back-Drill, Low-Stub Via Design

Learning

Sign in to track your progress.

PreviousPCIe Gen3/Gen4/Gen5: Differential Pairs, AC Coupling CapNextPost-Layout SI Simulation: Extracted Parasitics with SI Tool

Evidence

Public projects engineers linked to PCIe Via Optimization: Back-Drill, Low-Stub Via Design.

Add evidence

No engineer has linked a project to this topic yet. Built something that proves it? Add the project and tag it with pcb-and-pcie-via-optimization-back-drill-low-stub-via-desi — it then shows here and on your public profile.