VLSI & Chip DesignInternubiquitous

Contact and Via Resistance Modeling

Updated 18 May 2026

Contents & prerequisites

Prerequisites

Mobility Degradation and Strain Engineering

Unlocks

Interconnect RC Delay: Elmore Model

Article in preparation

Contact and Via Resistance Modeling

Topics with articles in this branch All articles

Learning

PreviousChannel Length Modulation Lambda NextDevice Characterization: Id-Vgs, Id-Vds Curves

Evidence

Public projects engineers linked to Contact and Via Resistance Modeling.

Add evidence

No engineer has linked a project to this topic yet. Built something that proves it? Add the project and tag it with vlsi-chip-contact-and-via-resistance-modeling — it then shows here and on your public profile.