VLSI & Chip DesignStaffelite

Scan Compression (XTOL)

Updated 18 May 2026

Contents & prerequisites

Prerequisites

Fault Models: Stuck-At, Transition, Path-Delay

Unlocks

Boundary Scan JTAG IEEE 1149.1

Article in preparation

Scan Compression (XTOL)

Topics with articles in this branch All articles

Learning

PreviousScan Chain Insertion and DFT Compiler NextSilicon Correlation and Yield Enhancement

Evidence

Public projects engineers linked to Scan Compression (XTOL).

Add evidence

No engineer has linked a project to this topic yet. Built something that proves it? Add the project and tag it with vlsi-chip-scan-compression-xtol — it then shows here and on your public profile.