VLSI & SemiconductorJuniorcommon

CMOS NAND Gate: Transistor Sizing, Worst-Case Delay

Updated 18 May 2026

Contents & prerequisites

Prerequisites

CMOS Inverter: Power Dissipation (Dynamic, Static, SC)

Unlocks

CMOS NOR Gate: P-Network Stack, Sizing Strategy

Article in preparation

CMOS NAND Gate: Transistor Sizing, Worst-Case Delay

Topics with articles in this branch All articles

Learning

PreviousCMOS Latch-Up: Parasitic SCR, Guard Ring Prevention NextCMOS NOR Gate: P-Network Stack, Sizing Strategy

Evidence

Public projects engineers linked to CMOS NAND Gate: Transistor Sizing, Worst-Case Delay.

Add evidence

No engineer has linked a project to this topic yet. Built something that proves it? Add the project and tag it with vlsi-semiconductor-cmos-nand-gate-transistor-sizing-worst-case-delay — it then shows here and on your public profile.