EmbeddedRoad
Get started
VLSI & SemiconductorJuniorcommon

Dual Damascene: Via and Trench in Single Lithography Step

Updated 18 May 2026

Article in preparation

Dual Damascene: Via and Trench in Single Lithography Step

Learning

Sign in to track your progress.

PreviousDry Etching: RIE, DRIE, ICP for Silicon and DielectricNextDynamic CMOS Logic: Precharge-Evaluate, Domino Logic

Evidence

Public projects engineers linked to Dual Damascene: Via and Trench in Single Lithography Step.

Add evidence

No engineer has linked a project to this topic yet. Built something that proves it? Add the project and tag it with vlsi-semiconductor-dual-damascene-via-and-trench-in-single-lithograph — it then shows here and on your public profile.