VLSI & SemiconductorJuniorcommon

Stressed Nitride Liner: Tensile (nMOS), Compressive (pMOS)

Updated 18 May 2026

Contents & prerequisites

Prerequisites

eSiGe (Embedded SiGe): Hole Mobility Enhancement

Unlocks

Self-Aligned Contact (SAC): Overlap Tolerance Improvement

Article in preparation

Stressed Nitride Liner: Tensile (nMOS), Compressive (pMOS)

Topics with articles in this branch All articles

Learning

PreviousSource-Drain Extension: Shallow Junction for Short-Channel NextWell and Retrograde Well Implant for Latch-Up Suppression

Evidence

Public projects engineers linked to Stressed Nitride Liner: Tensile (nMOS), Compressive (pMOS).

Add evidence

No engineer has linked a project to this topic yet. Built something that proves it? Add the project and tag it with vlsi-semiconductor-stressed-nitride-liner-tensile-nmos-compressive-pm — it then shows here and on your public profile.