VLSI & SemiconductorStaffelite

Backside Power Delivery Network (BSPDN) at 2nm

Updated 18 May 2026

Contents & prerequisites

Prerequisites

CFET (Complementary FET): nMOS + pMOS Stacked Vertical

Unlocks

Forksheet FET: Isolation Fin Between N and P Fork

Article in preparation

Backside Power Delivery Network (BSPDN) at 2nm

Topics with articles in this branch All articles

Learning

PreviousAlN (Aluminum Nitride): 6.2 eV Bandgap Transistor NextCFET (Complementary FET): nMOS + pMOS Stacked Vertical

Evidence

Public projects engineers linked to Backside Power Delivery Network (BSPDN) at 2nm.

Add evidence

No engineer has linked a project to this topic yet. Built something that proves it? Add the project and tag it with vlsi-semiconductor-backside-power-delivery-network-bspdn-at-2nm — it then shows here and on your public profile.