VLSI & SemiconductorStaffelite

CFET (Complementary FET): nMOS + pMOS Stacked Vertical

Updated 18 May 2026

Contents & prerequisites

Prerequisites

Gate-All-Around (GAA) Nanosheet at 3nm (Samsung / Intel)

Unlocks

Backside Power Delivery Network (BSPDN) at 2nm

Article in preparation

CFET (Complementary FET): nMOS + pMOS Stacked Vertical

Topics with articles in this branch All articles

Learning

PreviousBackside Power Delivery Network (BSPDN) at 2nm NextCarbon Nanotube FET (CNFET): MIT 16nm Demonstration

Evidence

Public projects engineers linked to CFET (Complementary FET): nMOS + pMOS Stacked Vertical.

Add evidence

No engineer has linked a project to this topic yet. Built something that proves it? Add the project and tag it with vlsi-semiconductor-cfet-complementary-fet-nmos-pmos-stacked-vertical — it then shows here and on your public profile.